# **1200 V, 15 A 3-phase Motor Driver SAM212M15BF1 Data Sheet**



## <span id="page-0-0"></span>**Description**

The SAM212M15BF1 is a 3-phase brushless motor driver in which output transistors, a pre-drive circuit, bootstrap diodes with current-limiting resistors, and a temperature-sensing thermistor are highly integrated. The IC is suitable for driving 3-phase motor of the units such as industrial equipment.

## **Features**

- Pb-free (RoHS Compliant)
- Isolation Voltage: 2500 V (for 1 min)
- Built-in Thermistor
- Built-in Bootstrap Diodes
- CMOS-compatible Input (3.3 V or 5 V)
- Fault Signal Output at Protection Activation
- Shutdown Signal Input
- Adjustable OCP Hold Time
- Protection Functions Undervoltage Lockout for Power Supply VBx Pin (UVLO\_VBx): Auto-restart VCCL Pin (UVLO\_VCCL): Auto-restart Overcurrent Protection (OCP): Auto-restart

## **Typical Application**



## **Package**

DIP30 (Leadform: LF2540/ LF2541)



Not exactly match actual shape details

## **Specifications**

- Breakdown Voltage: 1200 V
- Output Current: 15 A

## **Applications**

For 3-phase motor drivers used in large-sized equipment (e.g., industrial equipment) such as:

- Commercial Air Conditioner Compressor
- General-purpose Inverter
- Servomotor

### **Contents**

<span id="page-1-0"></span>



### <span id="page-3-0"></span>**1. Introduction**

For pin descriptions, this docment employs a notation system that denotes a pin name with the arbitrary letter "x", depending on context. The U-, V-, and W-phase (3-phases) output pins are represented as the pin numbers U, V, and W, respectively. Thus, "the VBx pin" is used when referring to any or all of the VBU, VBV, and VBW pins. When different pin names are mentioned as a pair (e.g., "the VBx and VSx pins"), they are meant to be the pins in the same phase. Also, "the OUTx pin" is used when referring to any or all of the output pins (U, V, and W).

<span id="page-3-1"></span>Current polarities are defined as follows: current going into the IC (sinking) is positive current (+); current coming out of the IC (sourcing) is negative current  $(-)$ .

### **2. Absolute Maximum Ratings**



Unless specifically noted,  $T_A = 25$  °C.

(1) Should be derated depending on an actual case temperature.





Figure 2-1. Case Temperature Measurement Point

<span id="page-4-0"></span><sup>&</sup>lt;sup>(2)</sup> Refers to the junction temperature of each chip built in the IC, including the control MICs, IGBTs, and freewheeling diodes.

<sup>&</sup>lt;sup>(3)</sup> Refers to a case temperature measured during IC operation.

 $^{(4)}$  Refers to voltage conditions to be applied between all of the pins and the case. All the pins have to be shorted.

## <span id="page-5-0"></span>**3. Recommended Operating Conditions**

Unless specifically noted,  $T_C = -40$  °C to 125 °C,  $V_{P(DC)} = 600$  V,  $V_{VCCHx} = V_{VCL} = V_{VBx-VSx} = 15$  V,  $R_{FO} = 10$  kΩ,  $C_{FO} = 0 \mu F$ ,  $V_{FO_PU} = 5 V$ .

<span id="page-5-3"></span><span id="page-5-2"></span><span id="page-5-1"></span>



<span id="page-6-2"></span><span id="page-6-1"></span><span id="page-6-0"></span>(5) Should be a low-inductance resistor.

### <span id="page-7-0"></span>**4. Electrical Characteristics**

Unless specifically noted,  $T_C = 25 \text{ °C}$ ,  $V_{P(DC)} = 600 \text{ V}$ ,  $V_{VCCHx} = V_{VCCL} = V_{VBx-VSx} = 15 \text{ V}$ ,  $R_{FO} = 10 \text{ k}\Omega$ ,  $C_{FO} = 0 \mu\text{F}$ ,  $V_{FO_PU} = 5 \text{ V}.$ 

<span id="page-7-7"></span><span id="page-7-6"></span><span id="page-7-5"></span><span id="page-7-4"></span><span id="page-7-3"></span><span id="page-7-2"></span>

### <span id="page-7-1"></span>**4.1. Characteristics of Control Parts**





<span id="page-8-0"></span>Figure 4-1. Measurement Circuit for OCP Pin Detection Delay Time

<span id="page-8-2"></span>

<span id="page-8-1"></span>Figure 4-2. OCP Pin Detection Delay Time Definition

<sup>&</sup>lt;sup>(1)</sup> The shipping test is performed with the condition at  $C_{\text{CFO}} = 0.01 \mu$ F only.

 $(2)$  Guaranteed by design.

<sup>(3)</sup> For the measurement circuit for the OCP Pin Detection Delay Time, se[e Figure](#page-8-0) 4-1 (all the pins that are not represented in the figure are open). [Figure](#page-8-1) 4-2 provides the definition of the OCP Pin Detection Delay Time.

## <span id="page-9-0"></span>**4.2. Bootstrap Diode Characteristics**



\* Guaranteed by design.



Forward Voltage Drop,  $V_F(V)$ 

<span id="page-9-1"></span>Figure 4-3. Bootstrap Diode: I<sub>F</sub> vs.  $V_F$  (T<sub>J</sub> = 25 °C)



<span id="page-10-0"></span>



Figure 4-4. Reference Thermistor Resistance

<span id="page-10-1"></span><sup>(1)</sup> Guaranteed by design.

<sup>&</sup>lt;sup>(2)</sup> For the reference thermistor resistance, see [Figure 4-4](#page-10-1) and [Table](#page-11-0) 4-1.

<span id="page-11-0"></span>

| Thermistor Temperature (°C) | Thermistor Resistance Typ. $(k\Omega)$ |  |
|-----------------------------|--|--|
| $-40$                       | 5427                                   |  |
| $-35$                       | 3748                                   |  |
| $-30$                       | 2619                                   |  |
| $-25$                       | 1850                                   |  |
| $-20$                       | 1321                                   |  |
| $-15$                       | 954                                    |  |
| $-10$                       | 696                                    |  |
| $-5$                        | 513                                    |  |
| $\boldsymbol{0}$            | 382                                    |  |
| $\sqrt{5}$                  | 287                                    |  |
| 10                          | 218                                    |  |
| 15                          | 166                                    |  |
| 20                          | 128                                    |  |
| 25                          | 100                                    |  |
| 30                          | 78.4                                   |  |
| 35                          | 62.0                                   |  |
| 40                          | 49.4                                   |  |
| 45                          | 39.6                                   |  |
| 50                          | 32.0                                   |  |
| 55                          | 26.0                                   |  |
| 60                          | 21.3                                   |  |
| 65                          | 17.5                                   |  |
| 70                          | 14.5                                   |  |
| 75                          | 12.0                                   |  |
| 80                          | 10.1                                   |  |
| 85                          | 8.46                                   |  |
| 90                          | 7.15                                   |  |
| 95                          | 6.07                                   |  |
| 100                         | 5.17                                   |  |
| 105                         | 4.43                                   |  |
| 110                         | 3.81                                   |  |
| 115                         | 3.29                                   |  |
| 120                         | 2.85                                   |  |
| 125                         | 2.48                                   |  |
| 130                         | 2.17                                   |  |
| 135                         | 1.90                                   |  |
| 140                         | 1.67                                   |  |
| 145                         | 1.47                                   |  |
| 150                         | 1.30                                   |  |

Table 4-1. Reference Thermistor Resistance



#### <span id="page-12-0"></span>**4.4. Thermal Resistance Characteristics**



Figure 4-5. Case Temperature Measurement Point

- <sup>(3)</sup> Refers to steady-state thermal resistance between the junction of the built-in IGBTs and the case.
- (4) Refers to steady-state thermal resistance between the junction of the built-in freewheeling diodes and the case.

<span id="page-12-1"></span><sup>(1)</sup> Guaranteed by design.

<sup>&</sup>lt;sup>(2)</sup> Refers to a case temperature at the measurement point described in [Figure 4-5.](#page-12-1)

### <span id="page-13-0"></span>**4.5. Transistor Characteristics**

[Figure](#page-13-1) 4-6 provides the definitions of switching characteristics described in this and the following sections.



Figure 4-6. Switching Characteristics Definitions

<span id="page-13-1"></span>

\* Guaranteed by design.

### <span id="page-14-0"></span>**5. Mechanical Characteristics**



(1) Guaranteed by design.

(2) Requires using a metric screw of M3 and a plain washer of 7 mm (φ). For more details about screw tightening, see Section [14.2.](#page-32-2)



Figure 5-1. Flatness Measurement Position

### <span id="page-14-2"></span><span id="page-14-1"></span>**6. Insulation Distance**





Figure 6-1. Insulation Distance Definitions

<span id="page-14-3"></span>(1) Guaranteed by design.

<sup>(2)</sup> Refers to when a heatsink to be mounted is flat. If your application requires a clearance exceeding the maximum distance given above, use an alternative (e.g., a convex heatsink) that will meet the target requirement.

### <span id="page-15-0"></span>**7. Truth Table**

[Table](#page-15-1) 7-1 is a truth table that provides the logic level definitions of operation modes.

<span id="page-15-1"></span>In the case where INHx and INLx signals in each phase are high at the same time, both the high- and low-side IGBTs become on (simultaneous on-state).

| Mode  | <b>INH<sub>x</sub></b> | <b>INLx</b> | High-side IGBT | Low-side IGBT | FO Pin Output |
|---|------------------------|-------------|----------------|---------------|---------------|
| Normal Operation  | L                      | L           | <b>OFF</b>     | <b>OFF</b>    |               |
|   | H                      | L           | <b>ON</b>      | <b>OFF</b>    | H             |
|   | L                      | H           | <b>OFF</b>     | <b>ON</b>     |               |
|   | H                      | H           | <b>ON</b>      | <b>ON</b>     |               |
| External Shutdown Signal Input<br>$FO = L$                              | L                      | L           | <b>OFF</b>     | <b>OFF</b>    |               |
|   | H                      | L           | <b>ON</b>      | <b>OFF</b>    |               |
|   | L                      | H           | <b>OFF</b>     | <b>OFF</b>    |               |
|   | H                      | H           | <b>ON</b>      | <b>OFF</b>    |               |
| VBx Pin Undervoltage Lockout<br>Operation (UVLO_VBx)                    | L                      | L           | <b>OFF</b>     | <b>OFF</b>    | H             |
|   | H                      | L           | <b>OFF</b>     | <b>OFF</b>    |               |
|   | L                      | H           | <b>OFF</b>     | ON            |               |
|   | H                      | H           | <b>OFF</b>     | ON            |               |
| <b>VCCL Pin Undervoltage</b><br><b>Lockout Operation</b><br>(UVLO_VCCL) | L                      | L           | <b>OFF</b>     | <b>OFF</b>    |               |
|   | H                      | L           | <b>ON</b>      | <b>OFF</b>    | L             |
|   | L                      | H           | <b>OFF</b>     | <b>OFF</b>    |               |
|   | H                      | H           | ON             | <b>OFF</b>    |               |
| Overcurrent Protection (OCP)  | L                      | L           | <b>OFF</b>     | <b>OFF</b>    |               |
|   | H                      | L           | <b>ON</b>      | <b>OFF</b>    | L             |
|   | L                      | H           | <b>OFF</b>     | <b>OFF</b>    |               |
|   | H                      | H           | <b>ON</b>      | <b>OFF</b>    |               |

Table 7-1. Truth Table for Operation Modes

### <span id="page-16-0"></span>**8. Block Diagram**

[Figure](#page-16-1) 8-1 shows a block diagram, [Figure](#page-17-0) 8-2 to [Figure](#page-17-1) 8-4 show the internal circuit diagrams of the INHx or INLx pin, the FO pin, and the OCP pin.



<span id="page-16-1"></span>Figure 8-1. Block Diagram





<span id="page-17-0"></span>Figure 8-2. Internal Circuit Diagram of INHx or INLx Pin Figure 8-3. Internal Circuit Diagram of FO Pin



<span id="page-17-1"></span>Figure 8-4. Internal Circuit Diagram of OCP Pin

## <span id="page-18-0"></span>**9. Pin Configuration Definitions**



Top View (Heatsink Side) Bottom View (Branding Side)





\* Pin trimmed.

### <span id="page-19-0"></span>**10. Typical Application**

CR filters and Zener diodes should be added to your application as needed. This is to protect each pin against surge voltages causing malfunctions, and to avoid the IC being used under the conditions exceeding the absolute maximum ratings where critical damage is inevitable. Then, check all the pins thoroughly under actual operating conditions to ensure that your application works flawlessly.



Figure 10-1. Typical Application Using a Single Shunt Resistor



Figure 10-2. Typical Application Using Three Shunt Resistors

## <span id="page-21-0"></span>**11. Physical Dimensions**

### <span id="page-21-1"></span>**11.1. DIP30 (Leadform: 2540)**



● Pb フリー (RoHS 対応)

## <span id="page-22-0"></span>**11.2. DIP30 (Leadform: 2541)**



#### **NOTES:**

- Dimensions in millimeters
- Pb-free (RoHS compliant)

## <span id="page-23-0"></span>**11.3. Reference PCB Hole Sizes**



### <span id="page-23-1"></span>**12. Marking Diagram**



#### <span id="page-24-0"></span>**13. Functional Descriptions**

Unless specifically noted, this section uses the following definitions:

- All the characteristic values given in this section are typical values.
- In the following functional descriptions, "HOx" denotes a gate input signal on the high-side IGBT, whereas "LOx" denotes a gate input signal on the low-side IGBT.
- For pin and peripheral component descriptions, this section employs a notation system that denotes a pin name with the arbitrary letter "x", depending on context. Thus, " $R_{Sx}$ " is used when referring to any or all of the resistors  $R_{S1}$ ,  $R_{S2}$ , and  $R_{S3}$ .

#### <span id="page-24-1"></span>**13.1. Turning On and Off the IC**

The procedures listed below provide recommended startup and shutdown sequences. To turn on the IC properly, do not apply any voltage on the INHx and INLx pins until the VCCL pin voltage has reached a stable state  $(V_{VCCL_H} \ge 13.3 V)$  $(V_{VCCL_H} \ge 13.3 V)$  $(V_{VCCL_H} \ge 13.3 V)$ .

It is required to fully charge bootstrap capacitors,  $C_{BS1(x)}$  and  $C_{BS2(x)}$ , at startup (see Sectio[n 13.2.4\)](#page-24-6).

<span id="page-24-2"></span>To turn off the IC, set the INHx and INLx pins to logic low (or "L"), and then decrease the VCCL pin voltage.

#### <span id="page-24-3"></span>**13.2. Pin Descriptions**

### **13.2.1. P**

This is the input pin for the main supply voltage, i.e., the positive DC bus. All of the IGBT collectors of the high-side are connected to this pin. Voltages between the P and Nx pins should be set within the recommended range of the main supply voltage,  $V_{P(DC)}$ , given in Section [3.](#page-5-0)

To suppress surge voltages, put a bypass capacitor of  $\geq 0.1 \mu$ F, C<sub>S</sub>, near the P pin with a minimal length of PCB traces to the P pin.

#### <span id="page-24-4"></span>**13.2.2. U, V, and W**

These pins are the outputs of the three phases, and serve as the connection terminals to the 3-phase motor. The U, V, and W pins are internally connected to the VSU, VSV, and VSW pins, respectively.

#### <span id="page-24-5"></span>**13.2.3. NU, NV, and NW**

These are the emitter pins of the low-side IGBTs and are externally connected to shunt resistors,  $R_{S_x}$ .

When connecting a shunt resistor, place it as near as possible to the IC with a minimum length of traces to the <span id="page-24-6"></span>Nx and GND pins.

#### **13.2.4. VBU, VBV, and VBW**

These are the inputs of the high-side floating power supplies for the individual phases.

Voltages across the VBx and VSx pins should be maintained within the defined range (i.e., the VBx–VSx Pin Voltage,  $V_{VBr-VSx}$ ) in Section [3.](#page-5-0)

In each phase, a bootstrap capacitor,  $C_{BS1(x)}$ , should be connected between the VBx and VSx pins. For proper startup, turn on the low-side transistor first, then fully charge the bootstrap capacitor,  $C_{BS1(x)}$ .

In a 3-phase PWM driving strategy for the capacitance of the bootstrap capacitors,  $C_{BS1(x)}$ , choose the values that satisfy Equations [\(1\)](#page-24-7) and [\(2\).](#page-24-8) Note that capacitance tolerance and DC bias characteristics must be taken into account when you choose appropriate values for  $C_{BS1(x)}$ .

$$
C_{BS1(x)} (\mu F) > (131 \times f_{PWM} + 74) \times t_{L(OFF)} (s) \qquad (1)
$$

<span id="page-24-8"></span><span id="page-24-7"></span> $\mathcal{L}$ 

$$
4.7 \, \mu \text{F} \le C_{\text{BS1(x)}} \le 100 \, \mu \text{F} \tag{2}
$$

In Equation [\(1\),](#page-24-7) let  $t_{L(OFF)}$  be the maximum off-time of the low-side transistor (i.e., the non-charging time of  $C_{BS1(x)}$ , measured in seconds.

Even while the high-side transistor is not on, voltage across the bootstrap capacitor keeps decreasing due to power dissipation in the IC. When the VBx pin voltage decreases to V<sub>VBx-VSx</sub><sub>L</sub> or less, the VBx pin undervoltage lockout (UVLO\_VBx) starts operating (see Section [13.3.3.1\)](#page-29-1). Therefore, actual board checking should be done thoroughly to validate that voltage across the VBx pin maintains over [12.3](#page-7-3) V ( $V_{Vbx} > V_{Vbx-VSx\ L}$ ) during a low-frequency operation such as a startup period.

As [Figure](#page-25-2) 13-1 shows, bootstrap diodes,  $D_{B(x)}$ , and current-limiting resistors,  $R_{B(x)}$ , are internally placed in series between the VCCHx and VBx pins. Time constant for the charging time of  $C_{BS1(x)}$ , τ, can be computed by Equatio[n \(3\):](#page-24-9)

<span id="page-24-9"></span>
$$
\tau = C_{BS1(x)} \times R_{B(x)},\tag{3}
$$

where  $C_{BS1(x)}$  is the optimized capacitance of the bootstrap capacitor, and  $R_{B(x)}$  is the resistance of the current-limiting resistor (20  $\Omega \pm 20\%$ ).



Figure 13-1. Bootstrap Circuit

<span id="page-25-2"></span>[Figure](#page-25-3) 13-2 shows an internal level-shifting circuit. And [Figure](#page-25-4) 13-3 shows operational waveforms of the level-shifting circuit. A high-side output signal, HOx, is generated according to an input signal on the INHx pin. When an input signal on the INHx pin transits from low to high (rising edge), a "Set" signal is generated. When the INHx input signal transits from high to low (falling edge), a "Reset" signal is generated. These two signals are then transmitted to the high-side by the level-shifting circuit and are input to the SR flip-flop circuit. Finally, the SR flip-flop circuit feeds an output signal, Q (i.e., HOx).



<span id="page-25-3"></span>Figure 13-2. Internal Level-shifting Circuit



<span id="page-25-4"></span>Figure 13-3. Operational Waveforms of Level-shifting Circuit

### <span id="page-25-0"></span>**13.2.5. VSU, VSV, and VSW**

These pins are the grounds of the high-side floating power supplies for each phase, and are connected to the negative nodes of bootstrap capacitors,  $C_{BS1(X)}$  and  $C_{BS2(X)}$ . The VSU, VSV, and VSW pins are internally connected to the U, V, and W pins, respectively.

### <span id="page-25-1"></span>**13.2.6. VCCHU, VCCHV, VCCHW, and VCCL**

The VCCHU, VCCHV, and VCCHW pins are the power supply pins for the built-in high-side control MICs. The VCCL pin is the power supply pin for the built-in low-side control MIC. The VCCHx and VCCL pins must be externally connected on a PCB because they are not internally connected. To prevent malfunction induced by supply ripples or other factors, connect a capacitor of  $\geq$ 22 μF (C<sub>VCC1</sub>) and a capacitor of [0.47](#page-5-2) μF to [2.2](#page-5-3) μF  $(C_{VCC2(L)})$  between the VCCL and GND pins with a minimal length of traces. In addition, connect a capacitor of [0.47](#page-5-2) μF to [2.2](#page-5-3) μF ( $C_{VCC2(Hx)}$ ) between the VCCHx and GND pins with a minimal length of traces.

To prevent damage caused by surge voltages, put a 16.5 V to 20 V Zener diode,  $D_{VCC}$ , between the VCCL and GND pins.

Voltage to be applied between the VCCHx and GND pins should be regulated within the recommended operational range of  $V_{VCCHx}$ , given in Section [3.](#page-5-0) Voltage to be applied between the VCCL and GND pins should be regulated within the recommended operational range of V<sub>VCCL</sub>, given in Section [3.](#page-5-0)

#### <span id="page-26-0"></span>**13.2.7. GND**

This is the logic ground pins for the IC. For proper control, the control parts of the IC must be connected to the GND pin. Varying electric potential of the logic ground can be a cause of improper operations. Therefore, connect the logic ground as close and short as possible to a shunt resistor,  $R_s$ , at a single-point ground (or star ground) which is separated from the power ground (see [Figure](#page-26-3) 13-4). Moreover, extreme care should be taken in designing a PCB so that currents from the power ground do not affect the GND pin.



<span id="page-26-3"></span>Figure 13-4. Connections to Logic Ground

### <span id="page-26-1"></span>**13.2.8. INHU, INHV, and INHW; INLU, INLV, and INLW**

These are the input pins of the internal motor drivers for each phase. The INHx pin acts as a high-side controller; the INLx pin acts as a low-side controller. [Figure](#page-26-4) 13-5 shows an internal circuit diagram of the INHx or INLx pin. This is a comparator circuit with a built-in pull-down resistor.

Input signals across the INHx–GND and the INLx– GND pins in each phase should be set within the ranges provided in [Table 13-1,](#page-26-5) below. Note that dead time setting must be done for INHx and INLx signals because the IC does not have a dead time generator.

The higher PWM carrier frequency rises, the more switching loss increases. Hence, the PWM carrier frequency must be set so that operational case temperatures and junction temperatures have sufficient margins against the absolute maximum ranges, specified in Sectio[n 2.](#page-3-1)

If the signals from the microcontroller become unstable, the IC may result in malfunctions. To avoid such malfunctions, set the microcontroller output line not to have high-impedance outputs. Also, if the traces from the microcontroller to the INHx or INLx pin (or both) are too long, the traces may be interfered by noise. Therefore, it is recommended to add an additional filter or pull-down

resistor near the INHx or INLx pin as needed (se[e Figure](#page-26-6)  $13-6$ 

- Here are filter circuit constants for reference:
- $R_{INHIx}$ ,  $R_{INLIx}$ : 47  $\Omega$  to 220  $\Omega$
- $R_{INH2x}$ ,  $R_{INL2x}$ : 1 kΩ to 10 kΩ
- $C<sub>INHx</sub>, C<sub>INLx</sub>: 100 pF to 1500 pF$

Care should be taken in adding  $R_{INH1x}$ ,  $R_{INI2x}$ ,  $R_{INH2x}$ and  $R_{\text{INL2x}}$  to the traces. When they are connected to each other, the input voltage of the INHx and INLx pins becomes slightly lower than the output voltage of the microcontroller.

<span id="page-26-5"></span>Table 13-1. Input Signals for INHx and INLx Pins

| Parameter                          | High Level Signal    | Low Level Signal                           |
|------------------------------------|----------------------|--|
| Input<br>Voltage                   | $3 V < V_{IN} < 5 V$ | $0 V < V_{IN} < 0.5 V$                     |
| <b>Input Pulse</b><br>Width        | $\geq$ 1.5 µs        | $\geq$ 1.5 µs                              |
| <b>PWM</b><br>Carrier<br>Frequency |                      | 5 kHz $\leq$ f <sub>sw</sub> $\leq$ 20 kHz |
| Dead Time                          |                      | $\geq$ 2 µs                                |



<span id="page-26-4"></span>Figure 13-5. Internal Circuit Diagram of INHx or INLx Pin



<span id="page-26-6"></span>Figure 13-6. Filter Circuit for INHx or INLx Pin

### <span id="page-26-2"></span>**13.2.9. OCP**

This pin serves as the input of the overcurrent protection (OCP) which monitors the currents flowing

SAM212M15BF1-DSE Rev.1.1 **SANKEN ELECTRIC CO., LTD.** 27 Nov. 18, 2024 <https://www.sanken-ele.co.jp/en> © SANKEN ELECTRIC CO., LTD. 2022

through the low-side output transistors. Section [13.3.4](#page-30-0) provides further information about the OCP circuit configuration and its mechanism.

### <span id="page-27-0"></span>**13.2.10. CFO**

The CFO pin determines the FO Pin OCP Hold Time,  $t_{FO}$ , during the overcurrent protection (OCP) operation. To set  $t_{FO}$ , connect a capacitor,  $C_{CFO}$ , between the CFO and GND pins. [Figure](#page-27-3) 13-7 shows how the OCP hold time,  $t_{\text{FO}}$ , and the capacitor,  $C_{\text{CFO}}$ , are related.  $C_{\text{CFO}}$  should have a capacitance o[f 0.01](#page-6-0) μF to [1.00](#page-6-1) μF.



<span id="page-27-3"></span>Figure 13-7. CFO Pin Capacitor, C<sub>CFO</sub> vs. FO Pin OCP Hold Time,  $t_{\text{FO}}$ 

#### <span id="page-27-1"></span>**13.2.11. FO**

This pin operates as the fault signal output and the shutdown signal input. Sections [13.3.1](#page-28-1) an[d 13.3.2](#page-28-2) explain the two functions in detail, respectively.

[Figure](#page-27-4) 13-8 illustrates an internal circuit diagram of the FO pin and its peripheral circuit. Because of its opencollector nature, the FO pin should be tied by a pull-up resistor,  $R_{FO}$ , to the external power supply. The external power supply voltage (i.e., the FO Pin Pull-up Voltage,  $V_{FO\ PU}$ ) should range from 3.0 V to 5.5 V. Therefore, it is recommended to use a 5.5 kΩ to 33 kΩ pull-up resistor.

To suppress noise, add a filter capacitor,  $C_{FO}$ , near the IC with minimizing a trace length between the FO and GND pins. The value of  $C_{FO}$  must be set to  $\leq$ 3300 pF.

For avoiding repeated OCP activations, the external microcontroller must shut off any input signals to the IC within a fixed hold time,  $t_{FO}$ , after the internal MOSFET  $(Q<sub>FO</sub>)$  turn-on. t<sub>ro</sub> is the value where minimum values of thermal characteristics are taken into account (for more details, see Section [13.3.4\)](#page-30-0).



<span id="page-27-4"></span>Figure 13-8. Internal Circuit Diagram of FO Pin and Its Peripheral Circuit

#### <span id="page-27-2"></span>**13.2.12. TH**

The SAM212M15BF1 incorporates a thermistor which monitors the temperatures inside the IC.

[Figure](#page-27-5) 13-9 illustrates an internal circuit diagram of the TH pin and its peripheral circuit. The both ends of the internal thermistor are connected to the TH and GND pins, respectively.

Connect a noise filter capacitor,  $C_{TH}$ , between the TH and GND pins.  $C_{TH}$  should have a capacitance of  $\geq 0.1 \mu F$ . Then, place  $C<sub>TH</sub>$  as close as possible to the IC, and connect it between the pin connected to the microcontroller and the TH pin with minimizing respective trace lengths.

In addition, connect the external power supply,  $V_{TH-PU}$ , and the resistor,  $R_{TH}$ , to the TH pin. The external power supply,  $V_{TH-PU}$ , should have voltages ranging from 3.0 V to 5.5 V. [Table](#page-27-6) 13-2 provides the recommended values for  $R_{TH}$  according to the external power supply.



<span id="page-27-5"></span>Figure 13-9. Internal Circuit Diagram of TH Pin and Its Peripheral Circuit

Table 13-2. Recommended  $R_{TH}$  Values

<span id="page-27-6"></span>

|                 | $R_{TH}$ (k $\Omega$ ) |      |      |
|-----------------|------------------------|------|------|
| $V_{TH_P U}(V)$ | Min.                   | Typ. | Max. |
| 3.3             | 6.8                    | 15   | 33   |
| 5.0             | 10                     | 22   |      |

The following figures show the relationships between the  $V<sub>TH</sub>$  voltage and the thermistor temperature when

 $V_{TH\,PU} = 3.3$  V [\(Figure](#page-28-3) 13-10) and when  $V_{TH\,PU} = 5.0$  V [\(Figure](#page-28-4) 13-11). Be sure to set the external power supply,  $V<sub>TH PU</sub>$ , and the resistor,  $R<sub>TH</sub>$ , according to the thermistor temperature to be detected.



<span id="page-28-3"></span>Figure 13-10.  $V_{TH}$  Voltage vs. Thermistor Temperature ( $V_{TH}$   $_{PU} = 3.3$  V)



<span id="page-28-4"></span>Figure 13-11. V<sub>TH</sub> Voltage vs. Thermistor Temperature ( $V_{TH\,PU} = 5.0 V$ )

The SAM212M15BF1 does not have any protection against overtemperature; therefore, the motor must be externally controlled when a temperature rise occurs, or be controlled with such protective measures. Moreover, note that the TH pin output does not provide the temperature followability, especially when a rapid temperature rise in the output transistors occurs during motor lock and short circuit conditions.

### <span id="page-28-0"></span>**13.3. Protection Functions**

This section describes the various protection circuits provided in the SAM212M15BF1. The protection circuits include the VBx pin undervoltage lockout for power supply (UVLO\_VBx), the VCCL pin undervoltage lockout for power supply (UVLO\_VCCL), and the overcurrent protection (OCP).

In case the UVLO\_VCCL or OCP circuit is activated, the FO pin outputs a fault signal; as a result, the external microcontroller can stop the operations of the three phases by receiving the fault signal. The external microcontroller can also shut down IC operations by inputting a fault signal to the FO pin.

#### <span id="page-28-1"></span>**13.3.1. Fault Signal Output**

In case one or more of the following protections are actuated, an internal transistor,  $Q_{FO}$ , turns on, then the FO pin becomes logic low (0.09 V).

- 1) VCCL pin undervoltage lockout for power supply (UVLO\_VCCL)
- 2) Overcurrent protection (OCP)

While the FO pin is in the low state, all the low-side transistors turn off. In normal operation, the FO pin outputs a high signal of about 5 V. The FO Pin OCP Hold Time,  $t_{FO}$ , is determined by a value of the capacitor,  $C_{CFO}$ , connected to the CFO pin (see Sectio[n 13.2.10\)](#page-27-0).

For avoiding repeated OCP activations, the external microcontroller must shut off any input signals to the IC within a fixed hold time,  $t_{FO}$ , after the internal MOSFET  $(Q<sub>FO</sub>)$  turn-on. t<sub>FO</sub> is the value where minimum values of thermal characteristics are taken into account (for more details, see Section [13.3.4\)](#page-30-0).

#### <span id="page-28-2"></span>**13.3.2. Shutdown Signal Input**

The FO pin also acts as the input pin of shutdown signals. When the FO pin becomes logic low, all the lowside transistors turn off. The voltages and pulse widths of shutdown signals should be set as listed in [Table](#page-28-5) 13-3.

Table 13-3. Shutdown Signals

<span id="page-28-5"></span>

| Parameter                   | High Level Signal      | Low Level Signal       |
|-----------------------------|------------------------|------------------------|
| FO Pin<br>Voltage           | $3 V < V_{FQ} < 5.5 V$ | $0 V < V_{FQ} < 0.5 V$ |
| <b>Input Pulse</b><br>Width | $\geq$ 3.0 µs          | $\geq$ 3.0 µs          |

When the FO pin becomes logic high, all the low-side transistors operate according to input signals to the INLx pin. The FO pin has an internal filter circuit of 2.5 μs to prevent noise-induced malfunctions.

[Figure](#page-29-2) 13-12 shows the operational waveforms at shutdown signal input[. Figure](#page-29-3) 13-13 illustrates an internal circuit diagram of the FO pin and its peripheral circuit.



<span id="page-29-2"></span>Figure 13-12. Operational Waveforms at Shutdown Signal Input



<span id="page-29-3"></span>Figure 13-13. Internal Circuit Diagram of FO Pin and Its Peripheral Circuit

### <span id="page-29-0"></span>**13.3.3. Undervoltage Lockout for Power Supply (UVLO)**

In case the gate-driving voltages of the output transistors decrease, their steady-state power dissipations increase. This overheating condition may cause permanent damage to the IC in the worst case. To prevent this event, the IC has the undervoltage lockout (UVLO) circuits for each of the VBx and VCCL pins.

### <span id="page-29-1"></span>**13.3.3.1.VBx Pin Undervoltage Lockout (UVLO\_VBx)**

[Figure](#page-29-4) 13-14 shows operational waveforms of the VBx pin undervoltage lockout for power supply (i.e., UVLO\_VBx).

When the voltage between the VBx and VSx pins (VBx–VSx) decreases to  $V_{Vbx-VSx\ L} = 11.6$  $V_{Vbx-VSx\ L} = 11.6$  V or less, the UVLO VB<sub>x</sub> circuit in the corresponding phase gets activated and sets an HOx signal to logic low.

When the voltage between the VBx and VSx pins

increases to  $V_{Vbx\text{-}VSx\text{-}H} = 12.1$  $V_{Vbx\text{-}VSx\text{-}H} = 12.1$  V or more, the IC releases the UVLO\_VBx condition. Then, the HOx signal becomes logic high at the rising edge of the first input command after the UVLO\_VBx release.

Any fault signals are not output from the FO pin during the UVLO\_VBx operation. The VBx pin has an internal filter circuit of about 1.8 µs to prevent noise-induced malfunctions.



<span id="page-29-4"></span>Figure 13-14. UVLO\_VBx Operational Waveforms

### **13.3.3.2.VCCL Pin Undervoltage Lockout (UVLO\_VCCL)**

[Figure](#page-30-1) 13-15 shows operational waveforms of the VCCL pin undervoltage lockout for power supply (i.e., UVLO\_VCCL).

When the VCCL pin voltage decreases to  $V_{\text{VCCL L}} = 12.1 \text{ V}$  $V_{\text{VCCL L}} = 12.1 \text{ V}$  $V_{\text{VCCL L}} = 12.1 \text{ V}$  or less, the UVLO\_VCCL circuit gets activated and sets an LOx signal to logic low.

When the VCCL pin voltage increases to  $V_{\text{VCCL_H}}$  = [12.6](#page-7-7) V or more, the IC releases the UVLO\_VCCL condition. Then it resumes transmitting the LOx signal according to an input command on the INLx pin.

During the UVLO\_VCCL operation, the FO pin becomes logic low and sends fault signals. The VCCL pin has an internal filter circuit of about 1.8  $\mu$ s to prevent noise-induced malfunctions.



<span id="page-30-1"></span>Figure 13-15. UVLO\_VCCL Operational Waveforms

#### <span id="page-30-0"></span>**13.3.4. Overcurrent Protection (OCP)**

The OCP pin has the overcurrent protection (OCP) circuit. [Figure](#page-30-2) 13-16 is an internal circuit diagram describing the OCP pin and its peripheral circuit.

The OCP pin detects overcurrents with voltage across an external shunt resistor,  $R<sub>S</sub>$ . Because the OCP pin is internally pulled down, the OCP pin voltage increases proportionally to a rise in the current running through the



<span id="page-30-2"></span>Figure 13-16. Internal Circuit Diagram of OCP Pin and Its Peripheral Circuit

[Figure](#page-30-3) 13-17 shows operational waveforms when the OCP pin detects an overcurrent condition. When the OCP pin voltage increases to  $V_{OCP H} = 0.50 V$  $V_{OCP H} = 0.50 V$  $V_{OCP H} = 0.50 V$  or more, and remains in this condition for 0.29 μs or longer, the OCP circuit is activated. When the OCP is activated, the IC puts an LOx signal and the FO pin to logic low. The lowside transistors turn off as the LOx signal becomes logic low; as a result, output current decreases. Even if the OCP pin voltage falls below  $V_{OCP L}$ , the IC holds the FO pin in the low state for a fixed OCP hold time  $(t_{FO})$ . The lowside transistors also remain turned off during this period. Then, the output transistors operate according to input signals.

The OCP pin has an internal filter circuit of about 0.29 µs to prevent noise-induced malfunctions.

The FO Pin OCP Hold Time,  $t_{FO}$ , is determined by a value of the capacitor,  $C<sub>CFO</sub>$ , connected to the CFO pin (see Section [13.2.10\)](#page-27-0).



<span id="page-30-3"></span>Figure 13-17. OCP Operational Waveforms

The OCP is used for detecting abnormal conditions, such as an output transistor shorted. In case short-circuit conditions occur repeatedly, the output transistors can be destroyed. For this reason, motor operations must be controlled by the external microcontroller so that it can immediately stop the motor when fault signals are detected.

The external microcontroller receives the fault signals with its interrupt pin (INT), and must be programmed to put the INHx and INLx pins to logic low within a predetermined OCP hold time,  $t_{FO}$ . To resume the motor operation thereafter, set the motor to be resumed after a lapse of ≥2 seconds.

For proper shunt resistor setting, your application must meet the following:

SAM212M15BF1-DSE Rev.1.1 **SANKEN ELECTRIC CO., LTD.** 31 Nov. 18, 2024 <https://www.sanken-ele.co.jp/en> © SANKEN ELECTRIC CO., LTD. 2022

- Use the shunt resistor that has a recommended resistance,  $R<sub>S</sub>$  (see Section [3\)](#page-5-0).
- Set the OCP pin input voltage to vary within the rated OCP pin voltages,  $V_{OCP}$  (see Sectio[n 2\)](#page-3-1).
- Keep the current through the output transistors below the rated collector current (peak),  $I_{CP}$  (see Sectio[n 2\)](#page-3-1).
- Surface-mount current detection resistor
- $\bullet$  Allowable tolerance:  $+2\%$  or less
- Thermal coefficient:  $\pm 200$  ppm/ $\degree$ C or less

It is required to use a resistor with low internal inductance because high-frequency switching current will flow through the shunt resistor,  $R<sub>S</sub>$ . In addition, choose a resistor with allowable power dissipation according to your application.

When you connect a CR filter (i.e., a pair of a filter resistor,  $R_F$ , and a filter capacitor,  $C_F$ ) to the OCP pin, care should be taken in setting the time constants of  $R_F$  and  $C_F$ . The larger the time constant, the longer the time that the OCP pin voltage rises to  $V_{OCP~H}$ . And this may cause permanent damage to the transistors. Be sure to set the time constants of  $R_F$  and  $C_F$  to 1.5 µs or less so that the OCP can start to operate within  $2.0 \mu s$  when a short circuit condition occurs. And place  $C_F$  as close as possible to the IC with minimizing a trace length between the OCP and GND pins.

Note that overcurrents are undetectable when one or more of the U, V, and W pins or their traces are shorted to ground (ground fault). In case any of these pins falls into a state of ground fault, the output transistors may be destroyed.

### <span id="page-32-0"></span>**14. Design Notes**

#### <span id="page-32-1"></span>**14.1. PCB Pattern Layout**

[Figure](#page-32-4) 14-1 shows a schematic diagram of a motor driver circuit. The motor driver circuit consists of current paths having high frequencies and high voltages, which also bring about negative influences on IC operation, noise interference, and power dissipation. Therefore, PCB trace layouts and component placements play an important role in circuit designing. Current loops (especially, between the P pin,  $C_s$ , and the Nx pin) should be as small and wide as possible, in order to maintain a low-impedance state. In addition, ground traces should be as wide and short as possible so that radiated EMI levels can be reduced.

A shunt resistor,  $R_s$ , should be placed as close as possible to the IC with minimizing a trace length between the Nx pin and a capacitor,  $C_s$ .

Varying electric potential of the logic ground can be a cause of improper operations. Therefore, connect the logic ground as close and short as possible to the shunt resistor, R<sub>S</sub>, at a single-point ground (or star ground) which is separated from the power ground (see [Figure](#page-32-4) [14-1\)](#page-32-4). Moreover, extreme care should be taken when wiring so that currents from the power ground do not affect the logic ground (e.g., the control ground trace is not placed parallel near the power ground, and these traces are not crossed as much as possible).

To reduce the noise effect to the OCP pin, connect the overcurrent detection trace as near as possible to the shunt resistor,  $R_S$  (se[e Figure](#page-32-4) 14-1 an[d Figure](#page-32-5) 14-2). Also, place the overcurrent detection trace parallel to the logic ground trace and connect it to the OCP pin.



ground trace.

<span id="page-32-4"></span>Figure 14-1. High-frequency and High-voltage Current Paths, and Connections to Logic Ground



<span id="page-32-5"></span>Figure 14-2. Peripheral Layout Example of  $C_s$ (Double-sided Board)

### <span id="page-32-2"></span>**14.2. Considerations in Heatsink Mounting**

The following are the key considerations and the guidelines for mounting a heatsink:

- Be sure to use a metric screw of M3 and a plain washer of 7 mm (φ). To tighten the screws, use a torque screwdriver. Tighten the two screws firstly up to 20% to 30% of the maximum screw torque, then finally up to 100% of the prescribed maximum screw torque. Perform appropriate tightening within the range of screw torque defined in Section [5.](#page-14-0) The order of the screws does not matter to the temporary tightening. Note that the sequence when the screws are tightened finally must be the same order as these are tightened firstly.
- When mounting a heatsink, it is recommended to use silicone greases. If a thermally conductive sheet or an electrically insulating sheet is used, package cracks may be occurred due to creases at screw tightening. Therefore, you should conduct thorough evaluations before using these materials.
- When applying a silicone grease, make sure that there are no foreign substances between the IC and a heatsink. Extreme care should be taken not to apply a silicone grease onto any device pins as much as possible. The following requirements must be met for proper grease application:
	- − Grease thickness: 100 μm to 200 µm

### <span id="page-32-3"></span>**14.3. Considerations in IC Characteristics Measurement**

When checking the characteristics of the internal switching elements (IGBTs and freewheeling diodes), the

IGBTs may result in permanent damage unless these are measured appropriately. Therefore, the following should be taken into account. The absolute maximum rating of the Collector-to-Emitter Voltage,  $V_{CES}$ , is 650 V.

- Do not measure the withstand voltage of the internal IGBTs. Applying the voltage of  $V_{CES}$  or more between the collector and emitter may degrade the IGBTs.
- Measurement condition of the leakage current of the internal IGBTs must be below V<sub>CES</sub>.
- The leakage current value is the total leakage current of such as IGBT, freewheeling diode, control IC, and bootstrap diode. These leakage currents can not be measured individually.
- When measuring leakage current of the IGBTs, note that the gate and emitter of the IGBT must be the same potential. To measure the leakage current of the IGBTs, connect each pin as follows:

Measuring the High-side IGBTs:

- Connect the VBx pin to the VSx pin of the corresponding phase, respectively.
- Connect the INLx and VCCL pins to the GND pin.
- Connect the VCCHx pin of the to-be-measured phase and the VCCL pin to the GND pin.

Measuring the Low-side IGBTs:

- Connect the VBx pin to the VSx pin of the corresponding phase, respectively.
- Connect the INLx and VCCL pins to the GND pin.

The following are circuit diagrams representing typical measurement circuits for leakage current: [Figure 14-3](#page-33-0) shows the high-side IGBT  $(Q<sub>LH</sub>)$  in the U-phase; Figure [14-4](#page-33-1) shows the low-side IGBT  $(O<sub>LU</sub>)$  in the U-phase.



<span id="page-33-0"></span>Figure 14-3. Typical Leakage Current Measurement Circuit for High-side IGBT  $(Q_{HU})$  in U-phase



<span id="page-33-1"></span>Figure 14-4. Typical Leakage Current Measurement Circuit for Low-side IGBT (QLU) in U-phase

## <span id="page-34-0"></span>**15. Calculating Power Losses and Estimating Junction Temperature**

This section describes the procedures to calculate power losses in a switching transistor, and to estimate a junction temperature. Note that the descriptions listed here are applicable to the SAM212M15BF1, which is controlled by a 3-phase sine-wave PWM driving strategy.

Total power loss in an IGBT can be obtained by taking the sum of steady-state loss,  $P_{ON}$ , and switching loss,  $P_{SW}$ . The following subsections contain the mathematical procedures to calculate the power losses in an IGBT and its junction temperature.

For quick and easy references, we offer calculation support tools online. Please visit our website to find out more.

● DT0051: SAM212M15BF1 Calculation Tool [https://www.semicon.sanken-ele.co.jp/en/calc](https://www.semicon.sanken-ele.co.jp/en/calc-tool/igbt1_caltool_en.html)[tool/igbt1\\_caltool\\_en.html](https://www.semicon.sanken-ele.co.jp/en/calc-tool/igbt1_caltool_en.html)

#### <span id="page-34-1"></span>**15.1. IGBT Steady-state Loss, P**<sup>ON</sup>

[Figure 15-1](#page-34-4) shows the linear approximation  $(V_{CE(SAT)} = \alpha \times I_C + \beta)$  based on the  $V_{CE(SAT)}$  vs. I<sub>C</sub> curve at a range the  $I<sub>C</sub>$  is actually used.

The values gained by the above calculation are then applied as parameters in Equation [\(4\),](#page-34-5) below. Hence, the equation to obtain the IGBT steady-state loss,  $P_{ON}$ , is:

$$
P_{ON} = \frac{1}{2\pi} \int_0^{\pi} V_{CE(SAT)}(\varphi) \times I_C(\varphi) \times DT \times d\varphi
$$
  

$$
= \frac{1}{2} \alpha \left( \frac{1}{2} + \frac{4}{3\pi} M \times \cos \theta \right) I_M^2 + \frac{\sqrt{2}}{\pi} \beta \left( \frac{1}{2} + \frac{\pi}{8} M \times \cos \theta \right) I_M.
$$
 (4)

Where:

 $V_{CE(SAT)}$  is the collector-to-emitter saturation voltage of the IGBT (V),

 $\frac{1}{8}$ M × cos  $\theta$  ) I<sub>M</sub>.

 $I_{C}$  is the collector current of the IGBT  $(A)$ ,

DT is the duty cycle, which is given by

$$
DT = \frac{1 + M \times \sin(\varphi + \theta)}{2},
$$

M is the modulation index (0 to 1),

 $\cos\theta$  is the motor power factor (0 to 1),

 $I_M$  is the effective motor current  $(A)$ ,

- $\alpha$  is the slope of the linear approximation in the  $V_{CE(SAT)}$ vs.  $I<sub>C</sub>$  curve, and
- $β$  is the intercept of the linear approximation in the  $V_{CE(SAT)}$  vs.  $I_C$  curve.



<span id="page-34-4"></span>Figure 15-1. Linear Approximate Equation of  $V_{CE(SAT)}$  vs.  $I_C$ 

#### <span id="page-34-2"></span>**15.2. IGBT** Switching Loss, P<sub>SW</sub>

Switching loss in an IGBT,  $P_{SW}$ , can be calculated by Equation [\(5\),](#page-34-6) letting  $I_M$  be the effective current value of the motor:

<span id="page-34-6"></span>
$$
P_{SW} = \frac{\sqrt{2}}{\pi} \times f_C \times \alpha_E \times I_M \times \frac{V_{P(DC)}}{600}.
$$
 (5)

Where:

 $f<sub>C</sub>$  is the PWM carrier frequency (Hz),

- $V_{P(DC)}$  is the main power supply voltage (V), i.e., the P pin input voltage, and
- $\alpha_{\rm E}$  is the slope of the switching loss curve (see Section [16.2.2\)](#page-36-2).

### <span id="page-34-3"></span>**15.3. Estimating Junction Temperature of IGBT**

<span id="page-34-5"></span>The junction temperature of an IGBT, T<sub>J</sub>, can be estimated with Equation [\(6\):](#page-34-7)

<span id="page-34-7"></span>
$$
T_J = R_{(J-C)Q} \times (P_{ON} + P_{SW}) + T_C.
$$
 (6)

Where:

- $R_{(J-C)O}$  is the junction-to-case thermal resistance per IGBT (°C/W), and
- $T<sub>C</sub>$  is the case temperature ( $\rm{^{\circ}C}$ ), measured at the point defined in Sectio[n 4.4.](#page-12-0)

## <span id="page-35-0"></span>**16. Performance Curves**



## <span id="page-35-1"></span>**16.1. Transient Thermal Resistance Curves**



## <span id="page-36-1"></span><span id="page-36-0"></span>**16.2. Performance Curves of Output Parts**



### **16.2.1. Output Transistor Performance Curves**





### <span id="page-36-2"></span>**16.2.2. Switching Loss Curves**

Conditions: P pin voltage  $= 600$  V, half-bridge circuit with inductive load. Switching Loss, E, is the sum of turn-on loss and turn-off loss.



Figure 16-4. High-side Switching Loss Figure 16-5. Low-side Switching Loss

#### <span id="page-37-0"></span>**16.3. Allowable Effective Current Curves**

The following curves represent allowable effective currents in 3-phase sine-wave PWM driving with parameters such as maximum  $V_{CE(SAT)}$  and maximum switching losses.

Operating conditions: P pin input voltage,  $\overline{V}_{P(DC)} = 600 \text{ V}$ ; VCCHx pin input voltage, V<sub>VCCHx</sub> = 15 V; VCCL pin input voltage,  $V_{\text{VCL}} = 15$  V; modulation index,  $M = 1.0$ ; junction temperature,  $T_{\text{J}} = 150$  °C; output frequency = 60 Hz.







Figure 16-7. Allowable Effective Current  $(f_C = 20 \text{ kHz})$ 

### **Important Notes**

- <span id="page-38-0"></span>● All data, illustrations, graphs, tables and any other information included in this document (the "Information") as to Sanken's products listed herein (the "Sanken Products") are current as of the date this document is issued. The Information is subject to any change without notice due to improvement of the Sanken Products, etc. Please make sure to confirm with a Sanken sales representative that the contents set forth in this document reflect the latest revisions before use.
- The Sanken Products are intended for use as components of general purpose electronic equipment or apparatus (such as home appliances, office equipment, telecommunication equipment, measuring equipment, etc.). Prior to use of the Sanken Products, please put your signature, or affix your name and seal, on the specification documents of the Sanken Products and return them to Sanken. When considering use of the Sanken Products for any applications that require higher reliability (such as transportation equipment and its control systems, traffic signal control systems or equipment, disaster/crime alarm systems, various safety devices, etc.), you must contact a Sanken sales representative to discuss the suitability of such use and put your signature, or affix your name and seal, on the specification documents of the Sanken Products and return them to Sanken, prior to the use of the Sanken Products. The Sanken Products are not intended for use in any applications that require extremely high reliability such as: aerospace equipment; nuclear power control systems; and medical equipment or systems, whose failure or malfunction may result in death or serious injury to people, i.e., medical devices in Class III or a higher class as defined by relevant laws of Japan (collectively, the "Specific Applications"). Sanken assumes no liability or responsibility whatsoever for any and all damages and losses that may be suffered by you, users or any third party, resulting from the use of the Sanken Products in the Specific Applications or in manner not in compliance with the instructions set forth herein.
- In the event of using the Sanken Products by either (i) combining other products or materials or both therewith or (ii) physically, chemically or otherwise processing or treating or both the same, you must duly consider all possible risks that may result from all such uses in advance and proceed therewith at your own responsibility.
- Although Sanken is making efforts to enhance the quality and reliability of its products, it is impossible to completely avoid the occurrence of any failure or defect or both in semiconductor products at a certain rate. You must take, at your own responsibility, preventative measures including using a sufficient safety design and confirming safety of any equipment or systems in/for which the Sanken Products are used, upon due consideration of a failure occurrence rate and derating, etc., in order not to cause any human injury or death, fire accident or social harm which may result from any failure or malfunction of the Sanken Products. Please refer to the relevant specification documents and Sanken's official website in relation to derating.
- No anti-radioactive ray design has been adopted for the Sanken Products.
- The circuit constant, operation examples, circuit examples, pattern layout examples, design examples, recommended examples, all information and evaluation results based thereon, etc., described in this document are presented for the sole purpose of reference of use of the Sanken Products.
- Sanken assumes no responsibility whatsoever for any and all damages and losses that may be suffered by you, users or any third party, or any possible infringement of any and all property rights including intellectual property rights and any other rights of you, users or any third party, resulting from the Information.
- No information in this document can be transcribed or copied or both without Sanken's prior written consent.
- Regarding the Information, no license, express, implied or otherwise, is granted hereby under any intellectual property rights and any other rights of Sanken.
- Unless otherwise agreed in writing between Sanken and you, Sanken makes no warranty of any kind, whether express or implied, including, without limitation, any warranty (i) as to the quality or performance of the Sanken Products (such as implied warranty of merchantability, and implied warranty of fitness for a particular purpose or special environment), (ii) that any Sanken Product is delivered free of claims of third parties by way of infringement or the like, (iii) that may arise from course of performance, course of dealing or usage of trade, and (iv) as to the Information (including its accuracy, usefulness, and reliability).
- In the event of using the Sanken Products, you must use the same after carefully examining all applicable environmental laws and regulations that regulate the inclusion or use or both of any particular controlled substances, including, but not limited to, the EU RoHS Directive, so as to be in strict compliance with such applicable laws and regulations.
- You must not use the Sanken Products or the Information for the purpose of any military applications or use, including but not limited to the development of weapons of mass destruction. In the event of exporting the Sanken Products or the Information, or providing them for non-residents, you must comply with all applicable export control laws and regulations in each country including the U.S. Export Administration Regulations (EAR) and the Foreign Exchange and Foreign Trade Act of Japan, and follow the procedures required by such applicable laws and regulations.
- Sanken assumes no responsibility for any troubles, which may occur during the transportation of the Sanken Products including the falling thereof, out of Sanken's distribution network.
- Although Sanken has prepared this document with its due care to pursue the accuracy thereof, Sanken does not warrant that it is error free and Sanken assumes no liability whatsoever for any and all damages and losses which may be suffered by you resulting from any possible errors or omissions in connection with the Information.
- Please refer to our official website in relation to general instructions and directions for using the Sanken Products, and refer to the relevant specification documents in relation to particular precautions when using the Sanken Products.
- All rights and title in and to any specific trademark or tradename belong to Sanken and such original right holder(s).